Introduction
HfSiON is considered the most promising candidate of gate dielectrics for hp65 node LSTP devices due to its high mobility [1] [2] . Sub-1nm EOT high-k gate dielectrics are required for LOP devices in hp45 node and beyond [3] . However, the k-value of HfSiON is 16 at most. In order to obtain sub-1nm EOT, the physical thickness of HfSiON must be less than 2nm, even if the interfacial layer thickness is 0.5nm. Such a very small physical thickness causes enormous direct tunneling current. Therefore, the interfacial layer thickness has to be minimized to reduce the leakage current and EOT simultaneously. On the other hand, it is well known that there is a trade-off between carrier mobility and interfacial layer thickness [4] .
The objective of this work is to fabricate sub-1nm EOT HfSiON by minimizing the interfacial layer thickness without fatal mobility reduction.
Experimental
After interfacial layer formation by ozone oxidation, 2nm-thick HfSiO films were deposited by MOCVD using hafnium tetra-t-butoxide (HTB) and disilane (Si 2 H 6 ) as precursors without an oxidizing gas [5] . Post-deposition annealing (PDA) and post-nitridation annealing (PNA) were performed, using a low-pressure rapid thermal processor at temperatures of 600°C to 1050°C. Ar/N 2 plasma nitridation was used to introduce nitrogen into HfSiO films. Radical dominant mode or ion dominant mode plasma was applied [6] . Optical thickness of HfSiON films was measured by single-wavelength (He-Ne: 633nm) ellipsometry at fixed reflective index of 2. Atomic concentrations in HfSiON were determined by XPS analysis. In order to evaluate the electrical properties of HfSiON, poly-Si gated MOSFETs were fabricated using conventional CMOS process. A quantum mechanical C-V simulator [7] was used for extraction of EOT.
Results and Discussions

Post-Deposition Annealing
By applying N 2 -PDA, HfSiO/SiO 2 was densified, resulting in reduction of optical thickness of the gate stack (t HfSiO +t SiO2 ). However, optical thickness increased due to lengthening the PDA period (Fig.2) . According to the XPS analysis, as-deposited HfSiO contains excess oxygen (O/(Hf+Si)>2, Fig.3 ). The thickness increase is presumably due to the Si substrate oxidation by the excess oxygen. Even using the PDA period giving the minimum optical thickness, the leakage currents of post-deposition annealed samples are larger than that of sample without PDA (Fig.4) .
Post-Nitridation Annealing
PNA also brings about reduction in the optical thickness of gate dielectrics (Fig.5) , especially in N 2 at above 1000°C. Contrary to the case of PDA, PNA is effective for reducing the leakage current in EOT-Jg plot (Fig.6 ). Due to the interfacial layer thickness increase, additional oxygen in PNA ambient prevents realization of EOT of less than 1nm. PNA is also effective for improving electron mobility (Fig.7) . Although there is a slight decrease in electron mobility by eliminating the oxygen in PNA ambient, 88% of that of SiO 2 is obtained even by N 2 PNA.
There are some concerns about the generation of oxygen defects in HfSiON by N 2 PNA. Since PBTI is believed to be due to the electron trapping by oxygen defect levels in HfSiON, PBT stress immunities were compared. It was confirmed that V th shift due to the electron injection was sufficiently small and almost the same for the samples with applied N 2 and 0.1% O 2 PNA, respectively (Fig.8) .
Sub-1nm HfSiON Gate Dielectrics
By using an ion mode plasma nitridation, interfacial layer growth can be further suppressed. Combining the optimized ion-mode plasma nitridation and N 2 PNA at 1050°C, EOT of 0.81nm with leakage current density of 0.74A/cm 2 at V g of 0.7V was successfully achieved (Fig.9 ). To our knowledge, this is the smallest value reported so far for MOCVD based HfSiON gate dielectrics using poly-Si gate electrode. The electron mobility at 0.8MV/cm was 235cm 2 /Vs (76% of SiO 2 ) (Fig.10) . Because of low interface state density and small EOT, excellent S-factors of 64mV/dec. and 67mV/dec. for nMOS and pMOS, respectively, were obtained (Fig.11) .
As V th of pMOSFET is excessively high due to the Fermi-level pinning [8] , introduction of metal gate electrodes with proper work function is necessary for LOP devices. Further scaling of EOT down to 0.75nm by decrease of pre-deposition IFL thickness can be realized (Fig.12) . However, the excessive decrease brings about the increase of positive fixed charge density due to the interface nitridation (Fig.12 ).
Conclusions
It was shown that PNA without oxygen is indispensable to achieve sub-1nm EOT HfSiON with high mobility, whereas PDA is unnecessary. The fabrication of 0.81nm-EOT HfSiON gate dielectrics with gate leakage current of 0.74A/cm 2 at 0.7V and the electron mobility of 235cm 2 /Vs at 0.8MV/cm (76% of SiO 2 ) has been demonstrated. HfSiON has the potential to meet the requirements of the gate dielectrics for LOP devices in hp45 and hp32 node. 
